A new circuit is proposed to enhance the slew rate (SR) of the folded-cascode amplifier (FCA). The proposed circuit is automatically activated during the slewing phase. Simulation results show a fourtimes improvement in the SR and close to 40% reduction in the settling time, compared to a conventional FCA.
Introduction: In nanometre CMOS technologies, the folded-cascode amplifier (FCA) is attractive because of its advantages such as wide input common-mode range and relatively-large output swing [1] . However, as a class-A amplifier, the slew rate (SR) of the FCA is limited by the fixed current sources of the active loads. Thus, increasing the SR in a FCA requires increasing the power consumption. Several methods have been proposed for enhancing the SR in the FCA [1] [2] [3] [4] or improving the linearity [5, 6] . However, some of them cannot be used in low-voltage CMOS technologies [1, 2] , or just improve negative or positive SR [3, 4] . In this Letter, an auxiliary circuit for the FCA is proposed, which considerably improves the positive and negative slew rate while it is OFF during the small-signal operation of the amplifier. Fig. 1 , when a large positive voltage is applied to the input, M 1 is turned off and all the tail current, I tail , goes through M 2 .
If the current through M 8 , I c , is less than I tail/2 , I tail is larger than the M 3,4 current, I t . Therefore, the voltage of node N 2 increases until M 0 and M 2 enter the triode region and their currents decrease to I t . Without considering the effect of common-mode feedback (CMFB), the negative SR is equal to (I t -I c )/C while the positive SR is smaller and equal to I c /C. Thus the differential SR is equal to I t /C. In addition, when the slewing ends, it takes more time for M 0 and M 2 to come back from the triode to the saturation region. To improve the limited SR and also to prevent transistors from going into the triode region during slewing, a new operational transconductance amplifier (OTA) is proposed. As shown in Fig. 2 , in the new OTA, an auxiliary circuit composed of transistors M a1 to M a10 is added to the conventional FCA. With typical biasing, all the added transistors operate in the subthreshold region; thus, they have negligible effect on the small-signal operation of the OTA and do not degrade the noise performance of the circuit. During the slewing, M a1 turns on and sinks current, and thus it does not let N 2 voltage increase by more than its gate -source voltage. As a result, M 0 remains in the saturation region and I tail does not decrease while the following condition is satisfied:
The current through M a1 , I p , mirrors with two different ratios of m and n into M a3 and M a5 , respectively. Increasing m improves slewing at V o 2(negative slewing), while increasing n improves slewing at V o þ (positive slewing). Since I c ¼ I t -I tail /2 and I p ¼ I tail -I t , positive (SR þ ) and negative (SR 2 ) slew rates are given by:
To have the equal positive and negative slew rates, (1) and (2) Fig. 3 , with C 1 and C 2 equal to 2 pF and C L equal to 1 pF. Both OTAs are designed to have the same unity-gain bandwidth. I tail is equal to 300 mA in both designs. In the conventional FCA, I c is set to 300 mA. In the new OTA, however, I c is reduced three times to 100 mA without significant effect on the phase margin. The ratios m and n cannot be arbitrarily large owing to stability issues. Here, ratios 4 and 5 are used for m and n, respectively. Therefore, 800 and 1000 mA extra currents are pulled from and injected to positive or negative output nodes, respectively. This results in a symmetric positive and negative SR of about 550 V/ms. By decreasing the bias voltage of M 5 , and M 6 , V bcl , the leakage current of M a1 and M a2 is reduced to 50 nA. The circuits are implemented in a 0.18 mm standard CMOS technology and simulated by HSPICE. The transient responses of both designed OTAs are shown in Fig. 4 . As can be seen, the proposed circuit has a higher slew rate. Fig. 5 shows the currents of the SR-enhancing transistors (I b1 to I b4 ). As can be seen, during slewing the output current is considerably increased, while the output currents are unchanged after the slewing. The performance of both circuits is summarised in Table 1 for a 1.4 V differential input voltage step. As listed in Table 1 , for almost the same bandwidth, the proposed slew rate enhancement method has reduced the total settling time by 39% while consuming 31% less power compared to the FCA. In addition, the total harmonic distortion (THD) is simulated for both OTAs, in a sample and hold structure, similar to the circuit shown in Fig. 3 , with ideal switches. As listed in Table 1 , for a sampling rate of 75 MS/s, the proposed OTA has an improvement in excess of 27 dB. 
